Lecture : Yusuf Leblebici, “Subthreshold Source-Coupled Circuit Design for Ultra-Low-Power Applications”

Yusuf Leblebici, Pr., IEEE Distinguished Lecturer, Director of Microelectronic Systems Laboratory, École Polytechnique Fédérale de Lausanne, Lausanne, Switzerland.

Subthreshold Source-Coupled Circuit Design for Ultra-Low-Power Applications.

Continue reading “Lecture : Yusuf Leblebici, “Subthreshold Source-Coupled Circuit Design for Ultra-Low-Power Applications””

Seminar : Marcello Pavanello, “The Asymmetric Self-Cascode Structure for Improving the Analog Performance of SOI MOSFETs”

Marcello Pavanello, Prof., from University of São Paulo, Brazil. The Asymmetric Self-Cascode Structure for Improving the Analog Performance of SOI MOSFETs. In this lecture the Asymmetric Self-Cascode (ASC) Structure will be introduced and compared with the standard Self-Cascode (SC) Structure as well as with Standard SOI MOSFETs.

Continue reading “Seminar : Marcello Pavanello, “The Asymmetric Self-Cascode Structure for Improving the Analog Performance of SOI MOSFETs””