

- **J.-P. Raskin**, A. Viviani, D. Flandre and J.-P. Colinge, “Substrate Crosstalk reduction using SOI technology”, *IEEE Transactions on Electron Devices*, vol. 44, no. 12, pp. 2252-2261, December 1997, doi: 10.1109/16.644646.
- D. Lederer and **J.-P. Raskin**, “Effective resistivity of fully processed SOI substrates”, *Solid-State Electronics*, no. 49, pp. 491-496, 2005, doi.org/10.1016/j.sse.2004.12.003.
- D. Lederer and **J.-P. Raskin**, “New substrate passivation method dedicated to high resistivity SOI wafer fabrication with increase substrate resistivity”, *IEEE Electron Device Letters*, vol. 26, no. 11, pp. 805-807, November 2005, doi: 10.1109/LED.2005.857730.
- **J.-P. Raskin**, J.-P. Colinge, I. Ferain, A. Kranti, C.-W. Lee, N. Dehdashti Akhavan, R. Yan, P. Razavi, R. Yu, “Mobility improvement in nanowire junctionless transistors by uniaxial strain”, *Applied Physics Letters*, 97, 042114, 2010, doi.org/10.1063/1.3474608.
- X. Tang, A. Lecavelier, Z. Chen, E. Dubois, E. Kasper, A. Karmous, D. Flandre, N. Reckinger, L. A. Francis, J.-P. Colinge and **J.-P. Raskin**, “Energy band engineering for improved charge retention in fully self-aligned double floating gate single-electron memories”, *ACS Nano Letters*, 11, pp. 4520-4526, November 2011, doi.org/10.1021/nl202434k.
- C. Roda Neve and **J.-P. Raskin**, “RF harmonic distortion of CPW lines on HR-Si and trap-rich HR-Si substrates”, *IEEE Transactions on Electron Devices*, vol. 59, no. 4, pp. 924-932, April 2012, doi: 10.1109/TED.2012.2183598.
- V. Passi, U. K. Bhaskar, T. Padoen, U. Sodervall, B. Nilsson, G. Petersson, M. Hagberg, **J.-P. Raskin**, “High throughput on-chip large-strained Si nanowires”, *IEEE Journal of ElectroMechanical Systems*, vol. 21, no. 4, pp. 822-829, August 2012, doi: 10.1109/JMEMS.2012.2190711.
- U. K. Bhaskar, T. Padoen, V. Passi, **J.-P. Raskin**, “Piezoresistance of nano-scale silicon beams under tension up to 2 GPa”, *Applied Physics Letters*, 102, 031911, 2013, DOI: 10.1063/1.4788919.
- M. S. Colla, H. Idrissi, B. Amin-Ahmadi, L. Malet, S. Godet, **J.-P. Raskin**, D. Schryvers, T. Padoen, “Dislocation mediated hardening and creep in nanocrystalline palladium thin films revealed by on-chip HRTEM in-situ testing”, *Nature Communications*, 5 January 2015, doi: 10.1038/ncomms6922.
- **J.-P. Raskin**, “FinFET and UTBB for RF SOI communication systems”, (**invited paper**), *Solid-State Electronics*, vol. 125, pp. 73–81, 2016, doi.org/10.1016/j.sse.2016.07.004.
- B. Huet and **J.-P. Raskin**, “Pressure-controlled chemical vapor deposition of single-layer graphene with millimeter-size domains on thin Cu film”, *Chemistry of Materials*, 29 (8), pp. 3431-3440, 2017, doi.org/10.1021/acs.chemmater.6b04928.
- M. Rack, Y. Belaroussi, K. Ben Ali, G. Scheen and **J.-P. Raskin**, “Small- and large-signal performance up to 175°C of low-cost porous silicon substrate for RF applications”, *IEEE Transactions on Electron Devices*, vol. 65, no. 5, pp. 1887-1895, May 2018, doi: 10.1109/TED.2018.2818466.
- M. Rack, L. Nyssens, **J.-P. Raskin**, “Low loss Si-substrates enhanced using buried PN junctions for RF applications”, *IEEE Electron Device Letters*, vol. 40, no. 5, pp. 690-693, May 2019, doi: 10.1109/LED.2019.2908259.
- L. Nyssens, A. Halder, B. Kazemi Esfeh, N. Planes, D. Flandre, V. Kilchytska, **J.-P. Raskin**, “28 FDSOI RF Figures of Merit down to 4.2 K”, *IEEE Journal of Electron Devices Society, Special issue S3S'19*, vol. 8, pp. 646-654, 2020, doi: 10.1109/S3S46989.2019.9320656.